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Abstract—We present a constructive method to create quantum
circuits that implement oracles |x〉|y〉|0〉k 7→ |x〉|y⊕f(x)〉|0〉k for
n-variable Boolean functions f with low T -count. In our method
f is given as a 2-regular Boolean logic network over the gate basis
{∧,⊕, 1}. Our construction leads to circuits with a T -count that
is at most four times the number of AND nodes in the network. In
addition, we propose a SAT-based method that allows us to trade
qubits for T gates, and explore the space/complexity trade-off of
quantum circuits.
Our constructive method suggests a new upper bound for the
number of T gates and ancilla qubits based on the multiplicative
complexity c∧(f) of the oracle function f , which is the minimum
number of AND gates that is required to realize f over the gate
basis {∧,⊕, 1}. There exists a quantum circuit computing f with
at most 4c∧(f) T gates using k = c∧(f) ancillae. Results known
for the multiplicative complexity of Boolean functions can be
transferred.
We verify our method by comparing it to different
state-of-the-art compilers. Finally, we present our synthesis
results for Boolean functions used in quantum cryptoanalysis.
I. INTRODUCTION
Quantum computing exploits quantum phenomena such
as superposition, entanglement, and interference, in order to
provide superior computational capabilities. Many quantum
algorithms have been proposed that promise computational
speed-ups, e.g., Grover’s algorithm [1] for satisfiability
checking, Shor’s algorithm [2] for factoring, and the HHL
algorithm [3] for solving linear equations.
The computations performed by a quantum computer can
be characterized in terms of unitary matrix operations. In
order to implement them on a physical quantum device, they
must be expressed in terms of the supported quantum gate
library, that is a set of small unitary matrices. In fault tolerant
quantum computing, the gate library includes the single-qubit
gates H (Hadamard), S (phase), and T gate, as well as
the 2-qubit CNOT gate. The gates H , S, and CNOT are
called Clifford gates, and their execution is significantly less
expensive compared to the T gate. Thus, it is customary to
only count the number of T gates (T -count) when costing a
quantum computation [4].
A quantum circuit is a sequence of gates to be executed on
a quantum computer in order to perform a quantum algorithm.
Oracle circuits, that implement the abstract unitary operation
Uf for some Boolean function f : {0, 1}n → {0, 1}, play
an important role in many quantum algorithms, e.g., Grover’s
algorithm [1]. In fault tolerant quantum computing, the quality
of an oracle circuit is measured in the T -count of the quantum
circuit and the number of helper qubits (ancillae) required in
order to perform the computation.
Quantum compilation is the task of decomposing abstract
unitary operations into quantum circuits. In this paper, we
present a constructive compilation algorithm that finds a
quantum circuit for the oracle Uf , minimizing the number
of T gates. The input function f is represented as a 2-regular
Boolean logic network over the gate basis {∧,⊕, 1}, i.e., it
consists only of 2-input AND gates, 2-input XOR gates, and
can have constant-1 inputs (0-input gate). The construction
leads to a quantum circuit consisting of Clifford gates, and at
most 2c˜ Toffoli gates, where c˜ is the number of AND gates
in the logic network for f .
The multiplicative complexity c∧(f) of a Boolean function
f is the minimum number of AND gates that is required
to implement it over the gate basis {∧,⊕, 1} [5]. The
multiplicative complexity of a circuit is the number of AND
gates, and therefore an upper bound for the multiplicative
complexity of the function it represents. Our proposed
compilation method immediately leads to an upper bound on
the number of T gates in a quantum circuit that computes Uf :
each AND gate is translated into a pair of 2 Toffoli gates that
can be realized using special computation and uncomputation
circuits, requiring 4 and 0 T gates respectively [6], [7].
More details about this implementation of the quantum AND
gate are given in Section II-D. It follows that, to implement
Uf , at most 4c∧(f) T gates and c∧(f) extra qubits are
required. Computing the multiplicative complexity for an
arbitrary Boolean function is intractable [8]. Nevertheless,
many heuristic algorithms have been proposed to minimize
the multiplicative complexity of Boolean circuits [9], [10],
[11], [12]—almost exclusively motivated by applications in
cryptography. In fact, for some classes of Boolean functions
the exact multiplicative complexity is known, e.g., all Boolean
functions with up to 6 inputs [12] and all symmetric Boolean
functions [9].
We compare the proposed compilation method with a
state-of-the-art hierarchical method based on the Bennett
clean-up strategy [13], which aims at reducing the number
of T gates and relies on many extra qubits [14]. To make
the comparison fair, we modify the state-of-the-art technique
to also implement the quantum AND gate with 4 T gates.
Our experimental comparison demonstrates how our proposed
method returns the same number of T gates than the
state-of-the-art approach, but 70% fewer qubits on average.
In a second evaluation, we compare against the best-fit
LUT-based compilation method which aims at reducing the
number of qubits [15]. Our method generates circuits with
more qubits, but with 20.4× fewer T gates on average, for
the considered bechmarks. The contributions of this work are:
• we identify the connection between the multiplicative
complexity of Boolean functions c∧(f) and the number of
qubits and T -count of a quantum oracle for f ;
• we introduce xor-and inverter graphs (XAG) as a suitable
multi-level logic representation for the synthesis of quantum
oracles;
• we propose a constructive compilation algorithm that
reaches the upper bound of 4 · c∧(f) T gates;
• we present a SAT-based reversible pebbling method that acts
on XAG networks and allows us to trade qubits for gates,
as the number of ancilla qubits may be imposed by the
quantum computing device;
• finally, we provide synthesis results for Boolean functions
that could be applied in quantum cryptography.
II. PRELIMINARIES
A. Quantum states
While classical computing processes bits, which can be
in one of the two “classical” logic states 0 and 1, quantum
computing acts on qubits, which can be in any superposition
of the classical states.
The state |q〉 of a qubit q is represented by a linear
combination of the classical states, |q〉 = α|0〉 + β|1〉 = (αβ),
with α, β ∈ C and |α|2 + |β|2 = 1. For example, the classical
states are represented by |0〉 = (10) and |1〉 = (01). A quantum
state can be represented by a point on the surface of the Bloch
sphere, in which the poles represent the two classical logic
states. The points on the surface of the sphere are all possible
superposed states. For example, all states on the equator
of the sphere represent the states with |α|2 = |β|2 = 12 ,
characterized by different angles with respect to the z-axis.
While a single-qubit system is characterized by two complex
coefficients, a 2-qubit system requires 4 complex coefficients
to be represented. In general, to characterize the state of n
qubits and to simulate the quantum system behavior on a
classical computer, 2n complex coefficients are required.
B. Quantum operations
The state of a qubit can be modified by applying quantum
operations. All quantum operations that act on n qubits can be
represented by 2n×2n unitary matrices. Quantum devices are
operated by means of sets of particular unitary matrices, called
quantum gate libraries. In this work, we target the following
operations that are customary when addressing fault tolerant
quantum computing: Clifford operations (H , CNOT, S) and
|x〉
|0〉
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|0〉
|y〉
n
m
Uf
n
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|x〉
|0〉
...
|0〉
|y ⊕ f(x)〉
Fig. 1. Quantum circuit performing the oracle Uf of a generic multi-input
multi-output Boolean function f .
the non-Clifford T operation. The matrices of the Clifford+T
group are:
H =
1√
2
(
1 1
1 −1
)
, CNOT =
(
1 0 0 0
0 1 0 0
0 0 0 1
0 0 1 0
)
,
S = diag(1, i), T = diag(1, eipi/4). (1)
The group also includes the quantum NOT gateX = HS2H =
( 0 11 0 ). These gates abstract operations on the physical level.
For example, the non-Clifford T gate is injected to the circuit
trough a process called magic-state distillation [16]. Many
rounds of distillation are required to reach a reasonable error
rate (about 10−12). It has been shown how, when performing
error correction, the T gate results to be more expensive than
Clifford gates, independently from the desired error rate [17].
T gates are generally considered about 50× more expensive
than Clifford gates, in fault tolerant quantum computing.
Computation on a multi-qubit system is modelled by
a quantum circuit, which represents a program (set of
operations) performed in succession on different qubits.
Quantum circuits are characterized by three main parameters:
(i) number of qubits, (ii) number of gates and (iii) circuit depth.
As we already explained, T gates are the most expesive gate
in fault tolerant quantum computing. For this reason, we also
define: the T -count (number of T gates) and the T -depth of
a circuit. In this work, we propose an automatic method that
minimized the T -count, without a significant qubit overhead.
C. Quantum oracle
A quantum oracle is defined as a “black box” 2n+m+k ×
2n+m+k unitary operation Uf performing a multi-output
Boolean function f : {0, 1}n → {0, 1}m:
Uf : |x〉|y〉|0〉k 7→ |x〉|y ⊕ f(x)〉|0〉k (2)
where |x〉 represents the n-qubit input state, |y〉 them outputs,
and |0〉k are k qubits initialized to the state |0〉. A generic
quantum circuit performing the unitary Uf is shown in Fig. 1.
The extra k qubits are called ancillae and are used to store
intermediate results for the computation of f . They must
be restored to |0〉 as only input and output states must be
accessible at the end of the computation. Different automatic
clean-up strategies are available in the literature [13], [18],
exploring the trade-off between ancillae and operations.
D. Compute/uncompute property of Toffoli gates
We consider quantum circuits over the Clifford+T gate set.
Our construction yields quantum circuits in an intermediate
representation consisting of X = NOT, CNOT, as well as
Toffoli gates, which either consume or restore an ancilla and
can therefore be implemented as follows [7]:
|x1〉
|x2〉
|0〉
|x1〉
|x2〉
|x1x2〉
=
|x1〉
|x2〉
|T 〉
T †
T †
T H S
|x1〉
|x2〉
|x1x2〉
(3)
|x1〉
|x2〉
|x1x2〉
|x1〉
|x2〉
|0〉
=
|x1〉
|x2〉
|x1x2〉 H
Z
|x1〉
|x2〉 (4)
In (3) the state |T 〉 = TH |0〉 can be applied using magic-state
distillation (see, e.g., [16]). The other three T gates in the
circuit can be realized using magic-state distillation and gate
teleportation (see, e.g., [19]).
In (4) the original state is recovered by measuring the third
qubit and applying a controlled-Z rotation (can be realized
using 2 H gates and a CNOT gate) to correct a −1 phase due
to the measurement back-action. In fact, we have
|x1〉
|x2〉
|x1x2〉
=
H Z H
|x1〉
|x2〉
|0〉
(5)
and
|x1〉
|x2〉
|x3〉 Z
(−1)x1x2x3 |x1x2x3〉 . (6)
If measuring the third qubit yields a 1 as a result, we must
compensate the introduced −1 phase. We can do so by
applying a controlled-Z gate, where Z = HXH .
Computing the Toffoli gate (logical-AND) requires 4 T
gates (see (3)), while uncomputing only requires Clifford gates
(see (4)). This asymmetry is due to the fact that measurement
is not reversible. It has been proven that a Toffoli gate cannot
be computed with less than 4 T gates [20]. Our proposed
compilation approach is designed to maximally take advantage
of this implementation, to reduce the number of T gates of
the final circuit.
E. Logic networks
In this work, we are considering logic networks over the
gate basis {∧,⊕, 1}. In order to simplify our compiling
algorithm, we allow our logic networks to have inverters. We
can then propagate all uses of the constant 1 input to the
outputs, since 1 ⊕ x = x¯, and 1 ∧ x = x, without increasing
the number of AND gates. Consequently, the multiplicative
complexity of a Boolean function over the gate set {∧,⊕, 1}
is the equivalent to the multiplicative complexity over the gate
set {∧,⊕,¬} [5]. We use x¯ to denote the Boolean complement
of x = 1− x, and define x0 = x¯ and x1 = x.
We model a logic network for an n-variable Boolean
function with inputs x1, . . . , xn as a Boolean chain with steps
xi = xj(i) ⊕ xk(i) or xi = xp(i)j(i) ∧ x
q(i)
k(i), (7)
for n < i ≤ n+ r, depending on whether the step computes
the XOR or the AND operation, where r is the number of
steps. The constant values 1 ≤ j(i) < k(i) < i point to
input or previous steps in the chain, and in the case of an
AND gate Boolean constants p(i) and q(i) are used to possibly
complement the gate’s fan-in. The function value is computed
by the last step f = xpn+r, which may be complemented. We
write ◦i = ∧, if step i computes an AND gate, and ◦i = ⊕,
if step i computes an XOR gate. We define x0 = 0, i.e., logic
networks with no inputs and no steps represent the constant
functions. The number of AND gates in the logic network
is c˜ = |{i | ◦i = ∧}|, which is an upper bound of the
multiplicative complexity of the Boolean function it realizes.
Example 1. The majority-of-three function 〈x1x2x3〉 =
x1x2 ∨ x1x3 ∨ x2x3 can be realized by the logic network
x4 = x1 ⊕ x2, x5 = x2 ⊕ x3,
x6 = x4 ∧ x5, x7 = x2 ⊕ x6,
with c˜ = 1.
III. COMPILATION ALGORITHM
In this section, we describe a synthesis algorithm that, given
a logic network computing an n-variable Boolean function
f(x), finds a quantum circuit that implements the unitary
operation
Uf : |x〉|y〉|0〉c˜ 7→ |x〉|y ⊕ f(x)〉|0〉c˜ (8)
using 4c˜ T gates. For the sake of clarity, we describe the
single-output function case. Our actual implementation is a
generalization of the described algorithm that also supports
multi-output functions.
The key insight is that each AND gate in the logic network
is driven by two multi-input parity functions of variables which
are either inputs or AND steps in the logic network. Note that
the arity of this multi-input parity functions might be 1. This
is the case when the immediate input to an AND gate is a
primary input or another AND gate itself. Formally, let the
linear transitive fan-in of a node xi in a logic network be
defined using the recursive function
ltfi(xi) =
{
{xi} if i ≤ n or ◦i = ∧,
ltfi(xj(i))△ ltfi(xk(i)) otherwise,
(9)
where ‘△’ denotes the symmetric difference of two sets. It is
easy to see that all elements in ltfi(xi) are either inputs or
steps that compute an AND gate.
Example 2. For the network in Example 1, we have
ltfi(x4) = {x1, x2}
ltfi(x5) = {x2, x3}
ltfi(x6) = {x6}
ltfi(x7) = {x2, x6}.
∧xi
⊕ ⊕
ltfi(xj(i)) ltfi(xk(i))
p(i) q(i)
(a) AND step in logic
network
ltfi(xj(i))
ltfi(xk(i))
|0〉
t1
t2
.
.
.
.
.
.
|xi〉
(b) Quantum circuit construction for
AND step
Fig. 2. Illustration of the general idea in which the fan-in nodes of an
AND gate are considered as large XOR gates. These can be computed and
uncomputed in-place in the quantum circuit using CNOT gates.
Algorithm 1 is based on this idea. Lines 21–24 show that
the algorithm first computes all intermediate signals using the
function ‘compute’ then copies the output to the qubit y, before
restoring all ancilla qubits to |0〉 by uncomputing ‘compute’.
The function computes in lines 3–18 builds the circuit for each
AND gate xi as illustrated in Fig. 2.
Input: Logic network with gates xn+1, . . . , xn+r
Output: Quantum circuit for Uf
1 function compute is
2 for i = n+ 1, . . . , n+ r where ◦i = ∧ do
3 set p← p(i), q ← q(i), j ← j(i), k ← k(i);
4 set L1 ← ltfi(xj), L2 ← ltfi(xk);
5 if L1 ⊆ L2 then
6 swap L1 ↔ L2 and p↔ q;
7 end
8 let t1 be some element in L1 \ L2;
9 let t2 be some element in L2;
10 CNOT(x, t1) for all x ∈ L1 \ {t1};
11 CNOT(x, t2) for all x ∈ L2 \ {t2};
12 if p then NOT(t1);
13 if q then NOT(t2);
14 TOFFOLI(t1, t2, xi);
15 if p then NOT(t2);
16 if q then NOT(t1);
17 CNOT(x, t2) for all x ∈ L2 \ {t2};
18 CNOT(x, t1) for all x ∈ L1 \ {t1};
19 end
20 end
21 compute;
22 CNOT(xn+r, y);
23 if p = 0 then NOT(y);
24 compute†;
Algorithm 1: Heuristic compilation algorithm.
Note that we assume that L1 6= L2. If this is not the case,
it means that the functions computed by fan-in to the AND
gate are equal, making the AND gate redundant. Also, note
that the intersection of L1 and L2 may not be empty. Since
we want to compute the value of L1 in-place on some signal
t1 ∈ L1, we must ensure that L1 6⊆ L2. If the latter condition
∧
xi
⊕
⊕
t0 ltfi(xk(i))
ltfi(xj(i))
p(i)
q(i)
(a)
ltfi(xk(i))
t0
|0〉
.
.
.
t0
|xi〉
(b)
Fig. 3. Example in which one transitive fan-in in included in the other. The
computed values can be reused.
applies, it is sufficient to swap L1 and L2.
In addition, when L2 ⊆ L1, the value computed by L2 could
be reused to compute L1. This is achieved by modifying the
elements in L1 such that L1 = (L1 \L2)∪{xk}. An example
is shown in Fig. 3. In this case ltfi(xj) includes ltfi(xk) and
ltfi(xj) \ ltfi(xk) = {t0}. In general, when this optimization
applies, it allows us to save 2 · | ltfi(xk)| CNOT operations.
IV. PEBBLE STRATEGIES
In this section, we describe a dedicated SAT-based reversible
pebbling strategy for logic networks over the basis {∧,⊕,¬}.
A SAT-based reversible pebbling strategy allows us to reduce
the number of qubits by trading off T -count. Compared to
existing reversible pebbling strategies (see, e.g., [21], [18]),
we enforce that all XOR operations are performed in-place.
The reversible pebble game is played on a logic network.
Each node in a logic network can be assigned a pebble or not.
We say that a node is pebbled, if it is assigned a pebble. At
the beginning of the pebble game, at time step s = 0, all the
primary inputs of the logic network are pebbled and all the
gates are not. At each step a pebble can be put or removed
from an AND gate, if both children are pebbled. For an XOR
gate, the output can be pebbled, if both inputs are pebbled,
but afterwards one of the input pebbles must be removed.
This indicates that the result of the XOR computation (using
a CNOT gate) has been computed into that input. All moves
can be performed in a bidirectional way. Fig. 4 provides a
summary. We allow multiple moves in a single step. The game
is won when all output gates and all input nodes are pebbled,
but all other nodes are not. Each pebble corresponds to a qubit
that currently stores the computation result. Therefore, we are
interested in the resource-constrained reversible pebble game
in which at each step one can only use at most L pebbles.
We describe the SAT formula for the case in which the
logic network drives a single output with gate xn+r. The SAT
formula has variables x
(s)
i for each node xi and step 0 ≤ s ≤
S in the network. The value of x
(s)
i encodes whether node
xi is pebbled at step s. Initially, all inputs are pebbled while
all other nodes are not. At the last step S, the primary inputs
and the output node must be the only nodes that are pebbled.
These are enforced by the unit clauses
x
(0)
i ⊕ [i > n] (10)
xi
xj(i) xk(i)
xi
xj(i) xk(i)←→
(a) for AND gates xi
xi
xj(i) xk(i)
xi
xj(i) xk(i)
xi
xj(i) xk(i) ←→ ←→
(b) for XOR gates xi
Fig. 4. Pebble moves.
xi xi′
xj(i) xk(i) xk(i′)
xi xi′
xj(i) xk(i) xk(i′)
←→
Fig. 5. Illegal XOR move for pair of XOR gates xi and xi′ .
and
x
(S)
i ⊕ [n < i < n+ r] (11)
for all 1 ≤ i ≤ n+r, respectively, where [·] denotes the Iverson
bracket. For all gates xi such that ◦i = ∧, the constraint
(x
(s)
i ⊕ x(s+1)i )→ (x(s)j(i) ∧ x
(s+1)
j(i) ∧ x
(s)
k(i) ∧ x
(s+1)
k(i) ) (12)
ensures that the pebble of AND gate xi can only change from
time s to s + 1, if all two children are pebbled in both time
steps.
For all gates xi such that ◦i = ⊕, the constraints
(x¯
(s)
i ∧ x(s+1)i ) → (x(s)j(i) ∧ x
(s)
k(i) ∧ (x
(s+1)
j(i) ⊕ x
(s+1)
k(i) )) (13)
and
(x
(s)
i ∧ x¯(s+1)i ) → ((x(s)j(i) ⊕ x
(s)
k(i)) ∧ x
(s+1)
j(i) ∧ x
(s+1)
k(i) ) (14)
ensure the reversible pebble game semantics for XOR gates
in Fig. 4(b).
Since we allow multiple moves at a single step, the current
constraits so far allow illegal moves such as the one illustrated
in Fig. 5. Here, xi and xi′ are two XOR gates with a shared
child xk(i) = xj(i′). We rule out such cases with explicit
blocking constraints
(
x¯
(s)
i ∧ x¯(s)i′ ∧ x(s)c ∧ x(s+1)i ∧ x(s+1)i′ ∧ x¯(s+1)c
)
(
x
(s)
i ∧ x(s)i′ ∧ x¯(s)c ∧ x¯(s+1)i ∧ x¯(s+1)i′ ∧ x(s+1)c
)
, (15)
where ◦i = ◦i′ = ⊕ and {c} = {j(i), k(i)} ∩ {j(i′), k(i′)} is
the common child of gate xi and xi′ .
All constraints described in (12)–(15) can easily be
expressed as a CNF (conjunctive normal form). The final
clause
n+r∑
i=1
x
(s)
i ≤ L (16)
for each 1 ≤ s ≤ S to restrict the number of used pebbles
at each step s is translated into a CNF using cardinality
constraints (see, e.g., [22]). We employ a bounded-model
checking style procedure using incremental SAT solving where
we increase the maximum number of steps S until a solution
is found, or terminate once a given resource limit is reached.
V. EXPERIMENTAL RESULTS
In our experiments, we compile quantum oracles for
functions represented by XAGs, targeting quantum circuits
over the Clifford+T gate set. Our constructive algorithm and
the SAT-based pebbling technique are implemented in the
open-source C++ library for quantum compilation caterpillar1,
that empowers RevKit 3.12.
Our synthesis approach is capable of generating circuits
with exactly 4 · c˜ T gates, where c˜ is the number of AND
nodes in the network. In cases in which the XAG implements
the function with the minimum possible number of AND nodes
(c˜ = c∧(f)), our method returns a circuit with the minimum
T -count. As indicated in Table I and II by ‘∗’, all the adders
(whose XAGs are proven to have minimum multiplicative
complexity [9]) are synthesized into circuits with the same
T -count of the best-known manually designed circuits [7].
We compare against state-of-the-art methods that are also
implemented in RevKit 3.1, synthesizing combinatorial circuits
from the EPFL benchmarks,3 both arithmetic and random
control. In the results, we ignore Clifford gates as it is
customary in fault-tolerant computing [4]. However, assuming
that a T gate costs 50× as much as a Clifford gate, we would
still have an overall gain compared to the state-of-the-art.
A. Comparing to best-fit LUT-based synthesis
The first comparison is performed gainst the LUT-based
hierarchical synthesis method best-fit LHRS [15].
Look-up table (LUT) mapping is a logic network
decomposition technique widely used for logic circuit
optimization [23]. A k-LUT mapping decomposes a logic
network into k-feasible LUTs, i.e., single-output subnetworks
with maximum k inputs. Hierarchical synthesis methods for
quantum circuits use the LUT-mapping to decompose the
design such that less scalable methods, e.g., ESOP-based
synthesis [24], can be applied. This decomposition step defines
the final number of qubits used by the circuit, that can be
controlled by the parameter k. In fact, a large k will give
fewer LUTs with more variables and, as a consequence,
less qubits will be needed to store intermediate results. This
procedure is typical of any LUT-based hierarchical method.
In our experiment we set k to 16. The best-fit method uses
an additional LUT mapping step for the synthesis of each
sub-network. Thus allowing a reduced number of T gates with
respect to similar techniques.
Our results show that the overhead in T -count that this
method requires to reduce the number of qubits is too large, if
compared with our technique, as shown in Table I. This is true,
1https://github.com/gmeuli/caterpillar
2https://github.com/msoeken/revkit
3https://lsi.epfl.ch/benchmarks
especially considering that among the hierarchical methods,
best-fit is the one returning the lowest number of T gates.
Our results have in average about 20.4× smaller T -count,
while the number of qubits is doubled. In the context of fault
tolerant quantum computing, where the number of T gates
is the predominant cost metric, our method outperforms the
best-fit LUT-based method.
With our approach, the circuits count more Clifford gates.
Nevertheless, if we consider the Clifford gates, together with
the T gates, and accounting a 50:1 cost ratio, we still get that
the LUT-based results are worst, in average, with respect to
our approach. In addition, our current heuristic compilation
technique is not exploiting shared logic among the CNOT
gates, besides the extreme case discussed in Section III. A
more careful analysis can lead to further CNOT gate count
reduction.
B. Comparing to hierarchical synthesis with Bennett clean-up
The second comparison we present is with respect to a
state-of-the-art hierarchical method that uncomputes ancillae
using the Bennett strategy [13]: nodes are synthesized in
a bottom-up order, and uncomputation is performed in a
top-down order. To make our comparison fair, we apply
this method using XAG networks as inputs (a different
network choice, e.g., and-inverter graphs, would lead to higher
T -count). In addition, we modify this technique to also
exploit the 4 T gates quantum AND implementation (see
Section II-D). This hierarchihcal method synthesizes a Toffoli
gate for each AND node, two CNOT gates for each XOR node,
and an X gate for each inversion, during computation and
uncomputation. It results in circuits with the same minimum
number of T gates achieved by our method. This minimum
number is proportional to c˜—the number of AND nodes in
the specification network. As shown in Table I, we achieve
70% fewer qubits on average. This is due to the strategy of
computing XOR-blocks in-place, without using any ancilla as
shown in Fig. 2.
C. Minimized circuits with cryptography applications
With our compilation technique, we synthesize quantum
oracles for Boolean functions used in a wide range of
applications, from encryption to digital signatures, from
hashing to error correction codes. The best-known version
of these circuits, in terms of multiplicative complexity and
depth, have been collected by the Computer Security Resource
Center (CSRC) at the National Institute of Standards and
Technology (NIST). Our results are shown in Table II. We
synthesize: (i) finite field multiplication in GF (26) using
irreducible polynomial x6 + x3 + 1 (mx6x31), multiplication
in GF (27) using irreducible polynomial x7+x4+1 (mx7x41)
and using x7+x3+1 (mx7x41); (ii) binary multiplication with
different input size n (bm_n); (iii) a 16-bit and a 8-bit S-box
(s16, s8); (iv) finite field multiplication in GF (28) using the
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Fig. 6. Applying the SAT-based pebble strategy to the S-box benchmark.
AES polynomial x8+x4+x3+x+1 (x8x4x31). The benchmark
circuits are available online.4
In addition, we evaluated our method on a set of circuits
used in the context ofMulti-Party ComputationMPC and Fully
Homomorphic Encryption FHE, optimized for the number of
AND gates using the technique proposed in [10]. Oracles
for these functions can be used to evaluate the cost of a
Grover’s attack over the relative encryption scheme. In fact,
it has been shown how Grover’s algorithm can be used
as the quantum version of a key attack, if the quantum
circuit for the encryption function is known [25]. From the
benchmarks available online5 we synthesize: (i) block ciphers
AES and DES in their expanded and non expanded variant, the
latter meaning that the input key is assumed non-expanded;
(ii) arithmetic functions such as adders, multipliers, and
comparators.
D. Evaluating the pebble strategies for the S-box
In this section, we evaluate the effect of the proposed
SAT-based pebbling strategy discussed in Section IV. We
implemented the SAT-based pebbling algorithm in Q# [26]
with Z3 [27] as SAT solving backend. As benchmark, we
use the 8-bit S-box described in the previous section (s8). We
apply our compilation algorithm (Alg. 1) to obtain a reference
quantum circuit. Since its XAG representation requires
32 AND gates, using the proposed heuristic compilation
algorithm we can achieve a quantum circuit with 32 ancilla
lines and 128 T gates (note that 16 more qubits are required
for storing inputs and outputs). We use the SAT-based pebbling
strategy with different values for L (number of maximum
ancillae) and different random seeds to obtain various other
quantum circuits with fewer number of ancilla lines.
The results are plotted in Fig. 6. As can be seen, the
SAT-based pebbling approach can find various different
4http://cs-www.cs.yale.edu/homes/peralta/CircuitStuff/CMT.html
5https://homes.esat.kuleuven.be/~nsmart/MPC/
TABLE I
COMPARISONS
Best-fit lhrs [15] Bennett Proposed
I O XOR AND qubits T Clifford t[s] qubits T Clifford t[s] qubits T Clifford t[s]
adder 256 129 549 128 448 14411 319 0.0 933 512 1938 0.0 385 512∗ 1778 0.0
arbiter 256 129 0 1181 694 134492 1297 0.1 1437 4724 1 0.1 1437 4724 1 0.1
bar 135 128 1728 832 863 44800 1328 0.1 2695 3328 6656 0.4 1032 3328 23552 0.3
cavlc 10 11 197 494 123 59650 430 0.0 701 1976 788 0.0 504 1976 600 0.1
ctrl 7 26 8 85 36 4102 21 0.0 101 340 41 0.0 93 340 21 0.0
dec 8 256 0 341 293 30061 58 0.0 349 1364 0 0.0 349 1364 0 0.0
div 128 128 8994 6060 4188 248739 10044 1.1 15182 24240 35891 13.7 6188 24240 260301 14.2
i2c 147 142 502 623 377 65674 604 0.0 1273 2492 2041 0.1 771 2492 1247 0.1
int2float 11 7 101 100 44 8645 104 0.0 212 400 405 0.0 111 400 345 0.0
log2 32 32 9371 19436 8192 2177089 28176 4.4 28839 77744 37437 46.5 19469 77744 965225 65.3
max 512 130 1479 931 1076 82287 2265 0.1 2922 3724 5658 0.4 1444 3724 9060 0.4
mem_ctrl 1204 1231 4168 5113 3397 498240 5206 0.3 10486 20452 15899 4.1 6319 20452 12077 5.6
multiplier 128 128 8614 11940 5294 839571 21330 1.8 20682 47760 34269 24.4 12069 47760 869535 39.5
priority 128 8 158 327 256 65563 571 0.0 613 1308 633 0.0 455 1308 467 0.0
router 60 30 0 96 90 7930 93 0.0 157 384 27 0.0 157 384 27 0.0
sin 24 25 1770 4075 1531 392926 5881 0.3 5869 16300 7046 2.0 4099 16300 62330 3.5
sqrt 128 64 9640 6244 4297 375639 19207 1.2 16012 24976 38609 14.5 6372 24976 207921 15.1
square 64 128 8084 5181 3967 262544 8905 1.0 13330 20724 32154 10.0 5246 20724 247002 8.6
voter 1001 1 6066 5651 2640 274431 7084 0.3 12718 22604 24265 7.9 6652 22604 168081 9.5
Normalized geometric mean 0.5 20.4 1.7 1 1 1
∗ matches best-known T -count [7].
TABLE II
BENCHMARKS FROM CRYPTOGRAPHY
I O XOR AND qubits Clifford T t[s]
bm_10 20 19 102 52 89 770 208 0.0
bm_11 22 21 108 78 119 716 312 0.0
bm_12 24 23 126 81 120 908 324 0.0
bm_15 30 29 195 117 174 1776 468 0.0
bm_20 40 39 314 208 279 3154 832 0.0
bm_30 60 59 687 351 452 8756 1404 0.1
bm_40 80 79 1079 624 759 15618 2496 0.2
bm_50 100 99 1847 676 855 32354 2704 0.3
bm_60 120 119 2253 1053 1262 41324 4212 0.5
bm_70 140 139 2985 1432 1643 54036 5728 0.8
bm_80 160 159 3494 1872 2151 73570 7488 1.4
bm_90 180 179 4561 1989 2318 105578 7956 1.6
bm_100 200 199 5143 2704 3063 129810 10816 2.7
mcustom 16 8 79 27 51 424 108 0.0
mx6x31 12 6 30 27 45 132 108 0.0
mx7x41 14 7 44 40 61 156 160 0.0
mx7x41 14 7 45 40 61 168 160 0.0
s16 17 16 333 113 146 7049 452 0.0
s8 8 8 83 32 48 1408 128 0.0
x8x4x31 16 8 69 48 72 370 192 0.0
adder_32bit 64 33 150 32 97 556 128∗ 0.0
adder_64bit 128 65 284 64 193 1132 256∗ 0.0
AES-expanded 1536 128 20325 5440 6979 1583232 21760 14.2
AES-non-expanded 256 128 25124 6800 7059 3009160 27200 22.2
comp_32bit_sign_LT 64 1 116 108 172 312 432 0.0
comp_32bit_sign_LTEQ 64 1 89 114 178 265 456 0.0
DES-expanded 832 64 11263 15126 15959 256441 60504 69.4
DES-non-expanded 128 64 11105 15093 15222 246564 60372 68.7
mult-32x32 64 64 2473 4107 4172 54498 16428 3.0
∗ matches best-known T -count [7].
quantum circuits with 18–30 required ancillae. However,
the T -count increases, as AND gates are computed and
uncomputed more than once. Note that in the described
SAT-based pebbling strategy we do not constrain the number
of AND operations. A weighted pebble game in which
computations of AND gates are more expensive than
computations of XOR gates can help to find solutions with
fewer T gates, however, it comes with an overhead in solving
time. Besides the (red) data point obtained by the heuristic
compilation algorithm, there are 3 more Pareto optimal
solutions, namely (18, 296), (20, 280), and (28, 272). While
all solutions were found within a few seconds, we noticed
that the SAT-based pebbling strategy does not yet scale well
to larger benchmarks such as the EPFL benchmarks. We plan
to investigate ways to make SAT-based pebbling more scalable
in future works.
VI. FUTURE WORK
In this work we propose XAGs as advantageous multi-level
logic representations that allow automatic compilation to reach
performances similar to manual methods. We have mostly
focused on XAGs with minimal number of AND nodes,
proportional to our proposed upper bound for the number of
qubits and T -count of the final circuit. In future works, we
aim at focusing on the impact of the number of XOR nodes
in the graph. In fact, an XOR block of x variables, requires
2×(x−1) CNOT gates to be computed and uncomputed once
(see Fig. 2). Techniques can be borrowed from multi-level
logic optimization to minimize the number of XOR nodes [28],
[11] without increasing the number of ANDs and consequently
minimize the number of CNOTs in the final circuit.
In addition, it is possible to combine our method
with post-synthesis CNOT optimization techniques, either
heuristic [29], [30] or exact [31], to reduce the CNOT
overhead.
We present a pebbling strategy technique specifically
designed to work on XAGs, where each XOR can be computed
in-place, while AND nodes must be computed out-of-place.
The technique can be improved by implementing a weighted
pebbling game, where pebbling/unpebbling AND nodes is
penalized with respect to XOR nodes.
VII. CONCLUSION
We presented a new heuristic compilation algorithm for
quantum oracles which addresses fault-tolerant quantum
computing, minimizing the T -count. In our method, the
number of T gates depends on the number of AND gates
used to represent the Boolean function f as an XAG. The
algorithm suggests a new upper bound on the T -count that is
proportional to the multiplicative complexity of the function f ,
namely 4c∧(f). Future research on multiplicative complexity
will not only influence results in cryptography, but also in
quantum computing, thanks to the direct correlation between
of the multiplicative complexity of Boolean functions and the
number of T gates and ancillae in the corresponding quantum
circuit.
Our technique achieves better results compared to other
state-of-the-art automatic compilers. In fact, these either
produce too many T gates, or they rely on a larger number
of qubits. Nowadays, the research community is making many
efforts to develop a scalable quantum technology, capable of
producing quantum systems characterized by a large number
of qubits. Fault tolerant quantum computing will only be
possible when this technology progress is achieved. For this
reason, it will be paramount to control the number of T
gates, rather than the number of qubits. As a consequence,
compilation methods that result in large T -counts should be
discarded in favor of low T -count methods.
Finally, we provide synthesis statistics for two benchmarks
containing useful designs in the context of cryptography
which can be useful for deriving resource cost estimates for
quantum-based cryptoanalysis.
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